

10CS46

## Fourth Semester B.E. Degree Examination, June/July 2019 **Computer Organization**

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, selecting atleast TWO questions from each part.

a. Explain the different functional units of a digital computer. (06 Marks) 1

b. List and explain the technological features and devices improvement made during different (08 Marks) generations of computers.

c. Perform the following operations on the 5 - bit signed numbers using 2's complement i) (-11) + (-12) ii) (-11) - (+3). Also indicate whether overflow has occurred. (06 Marks)

a. With a neat diagram, describe input and output operations. 2

(08 Marks)

b. Explain different rotate instructions with examples.

(06 Marks)

c. What is little endian and big endian memory? Represent the number 6848502CH in 32-bit (06 Marks) big - endian and little endian memory.

With neat sketches, explain various methods for handling multiple interrupt requests. 3

(12 Marks)

b. What you mean by direct memory access? With a neat sketch, explain use of DMA (08 Marks) controllers in a computer system.

a. Explain with a neat block diagram, the hardware components needed for connecting a 4 keyboard to a processor.

b. With a neat figure, explain the tree structure and different packet formats of USB. (08 Marks)

c. List the SCSI bus signals with their functionalities.

(04 Marks)

PART - B

With a neat sketch, describe the principles of Optical disks. (06 Marks) 5 b. Define Virtual memory techniques. With a diagram, explain how virtual memory address is (08 Marks) translated.

With a neat figure, explain about direct mapping cache memory.

(06 Marks)

Explain Booth algorithm. Apply Booth algorithm to multiply the signed numbers (-13) and 6

b. Explain with figure, the design and working of a 16-bit carry - look - ahead adder built (10 Marks) from 4 - bit address.

a. With a neat block diagram, explain hardwired control unit organisation. Show the 7 (10 Marks) generation of Zin and End control signals. (10 Marks)

Draw and explain three bus organisation of data path. Mention its advantages.

Define and discuss Amdahl's law. 8

(06 Marks)

With a diagram, explain a shared memory multiprocessor architecture.

(06 Marks)

c. What is hardware multithreading? Explain the different approaches to hardware (08 Marks) multithreading.

\*\*\*\*

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages